riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Check for memories in clk2fflogic

This commit is contained in:
Clifford Wolf 2017-12-13 19:14:34 +01:00
parent 07bfe8ba40
commit 88182e46d7
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/sat/clk2fflogic.cc
View File

@ -72,6 +72,11 @@ struct Clk2fflogicPass : public Pass {
for (auto cell : vector<Cell*>(module->selected_cells())) for (auto cell : vector<Cell*>(module->selected_cells()))
{ {
if (cell->type.in("$mem"))
{
log_error("Currently there is no support for memories in clk2fflogic. Run memory_map first to convert memories to logic.\n");
}
if (cell->type.in("$dlatch")) if (cell->type.in("$dlatch"))
{ {
bool enpol = cell->parameters["\\EN_POLARITY"].as_bool(); bool enpol = cell->parameters["\\EN_POLARITY"].as_bool();