riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Skip spaces around macro arguments

This commit is contained in:
Jim Paris 2018-05-17 00:06:49 -04:00
parent a7281930c5
commit 872d8d49e9
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verilog/preproc.cc
View File

@ -244,6 +244,7 @@ static bool try_expand_macro(std::set<std::string> &defines_with_args,
args.push_back(std::string()); args.push_back(std::string());
while (1) while (1)
{ {
skip_spaces();
tok = next_token(true); tok = next_token(true);
if (tok == ")" || tok == "}" || tok == "]") if (tok == ")" || tok == "}" || tok == "]")
level--; level--;