riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added support for memories to flatten (techmap)

This commit is contained in:
Clifford Wolf 2015-01-17 20:46:52 +01:00
parent 7031231145
commit 8658eed52a
1 changed files with 22 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
passes/techmap/techmap.cc
View File

@ -153,9 +153,6 @@ struct TechmapWorker
void techmap_module_worker(RTLIL::Design *design, RTLIL::Module *module, RTLIL::Cell *cell, RTLIL::Module *tpl)
{
if (tpl->memories.size() != 0)
log_error("Technology map yielded memories -> this is not supported.\n");
if (tpl->processes.size() != 0) {
log("Technology map yielded processes:\n");
for (auto &it : tpl->processes)
@ -176,6 +173,22 @@ struct TechmapWorker
break;
}
dict<IdString, IdString> memory_renames;
for (auto &it : tpl->memories) {
std::string m_name = it.first.str();
apply_prefix(cell->name.str(), m_name);
RTLIL::Memory *m = new RTLIL::Memory;
m->name = m_name;
m->width = it.second->width;
m->start_offset = it.second->start_offset;
m->size = it.second->size;
m->attributes = it.second->attributes;
module->memories[m->name] = m;
memory_renames[it.first] = m->name;
design->select(module, m);
}
std::map<RTLIL::IdString, RTLIL::IdString> positional_ports;
for (auto &it : tpl->wires_) {
@ -252,6 +265,12 @@ struct TechmapWorker
apply_prefix(cell->name.str(), it2.second, module);
port_signal_map.apply(it2.second);
}
if (c->type == "$memrd" || c->type == "$memwr") {
IdString memid = c->getParam("\\MEMID").decode_string();
log_assert(memory_renames.count(memid));
c->setParam("\\MEMID", Const(memory_renames[memid].str()));
}
}
for (auto &it : tpl->connections()) {