riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replaced RTLIL::SigSpec::operator!=() with inline version

This commit is contained in:
Clifford Wolf 2014-07-23 15:35:09 +02:00
parent 5b51b67297
commit 85db102e13
2 changed files with 1 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
kernel/rtlil.cc
View File

@ -1929,13 +1929,6 @@ bool RTLIL::SigSpec::operator ==(const RTLIL::SigSpec &other) const
return true;
}
bool RTLIL::SigSpec::operator !=(const RTLIL::SigSpec &other) const
{
if (*this == other)
return false;
return true;
}
bool RTLIL::SigSpec::is_fully_const() const
{
pack();

2
kernel/rtlil.h
View File

@ -575,7 +575,7 @@ public:
bool operator <(const RTLIL::SigSpec &other) const;
bool operator ==(const RTLIL::SigSpec &other) const;
bool operator !=(const RTLIL::SigSpec &other) const;
inline bool operator !=(const RTLIL::SigSpec &other) const { return !(*this == other); }
bool is_fully_const() const;
bool is_fully_def() const;