riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Disabled (unused) Xilinx tristate buffers

This commit is contained in:
Clifford Wolf 2015-02-04 16:33:59 +01:00
parent a8f4a099b5
commit 853e949c0e
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/xilinx/cells_sim.v
View File

@ -23,13 +23,13 @@ module BUFG(output O, input I);
assign O = I; assign O = I;
endmodule endmodule
module OBUFT(output O, input I, T); // module OBUFT(output O, input I, T);
assign O = T ? 1'bz : I; // assign O = T ? 1'bz : I;
endmodule // endmodule
module IOBUF(inout IO, output O, input I, T); // module IOBUF(inout IO, output O, input I, T);
assign O = IO, IO = T ? 1'bz : I; // assign O = IO, IO = T ? 1'bz : I;
endmodule // endmodule
module INV(output O, input I); module INV(output O, input I);
assign O = !I; assign O = !I;