riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Use built-in async2sync call as per #1417

This commit is contained in:
Eddie Hung 2019-09-30 14:56:19 -07:00 committed by Miodrag Milanovic
parent 5b7bc3ab85
commit 8422ad3e3a
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tests/xilinx/latches.ys
View File

@ -4,11 +4,7 @@ design -save read
proc proc
async2sync # converts latches to a 'sync' variant clocked by a 'super'-clock async2sync # converts latches to a 'sync' variant clocked by a 'super'-clock
flatten flatten
synth_xilinx
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
design -load read
synth_xilinx synth_xilinx
flatten flatten