riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added constant-clock case to opt_rmdff

This commit is contained in:
Clifford Wolf 2014-02-02 21:09:08 +01:00
parent 6983d3f10b
commit 83fa652820
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/opt/opt_rmdff.cc
View File

@ -92,6 +92,14 @@ static bool handle_dff(RTLIL::Module *mod, RTLIL::Cell *dff)
} }
} }
if (sig_c.is_fully_const()) {
if (val_rv.bits.size() == 0)
val_rv = RTLIL::Const(RTLIL::State::Sx, sig_q.width);
RTLIL::SigSig conn(sig_q, val_rv);
mod->connections.push_back(conn);
goto delete_dff;
}
if (sig_d.is_fully_undef() && sig_d.width == int(val_rv.bits.size())) { if (sig_d.is_fully_undef() && sig_d.width == int(val_rv.bits.size())) {
RTLIL::SigSig conn(sig_q, val_rv); RTLIL::SigSig conn(sig_q, val_rv);
mod->connections.push_back(conn); mod->connections.push_back(conn);