riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixes in vcdcd.pl for newer Perl versions 

Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
This commit is contained in:
Claire Xenia Wolf 2021-10-19 10:56:43 +02:00
parent a15b01a777
commit 83887495b8
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tests/tools/vcdcd.pl
View File

@ -11,7 +11,7 @@ $| = 1;
my $opt_width = 0; my $opt_width = 0;
my $opt_delay = 0; my $opt_delay = 0;
while (1) while ($#ARGV >= 0)
{ {
if ($ARGV[0] eq '-w') { if ($ARGV[0] eq '-w') {
$opt_width = +$ARGV[1]; $opt_width = +$ARGV[1];
@ -74,10 +74,10 @@ for my $net (sort keys %gold_signals_hash) {
# next unless $net eq "tst_bench_top.i2c_top.byte_controller.bit_controller.cnt"; # next unless $net eq "tst_bench_top.i2c_top.byte_controller.bit_controller.cnt";
my %orig_net_names; my %orig_net_names;
print "common signal: $net"; print "common signal: $net";
for my $fullname (keys $gold_signals_hash{$net}) { for my $fullname (keys %{$gold_signals_hash{$net}}) {
$orig_net_names{$fullname} = 1; $orig_net_names{$fullname} = 1;
} }
for my $fullname (keys $gate_signals_hash{$net}) { for my $fullname (keys %{$gate_signals_hash{$net}}) {
$orig_net_names{$fullname} = 1; $orig_net_names{$fullname} = 1;
} }
for my $net (sort keys %orig_net_names) { for my $net (sort keys %orig_net_names) {