riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

machxo2: Fix naming of TRELLIS_IO ports to match PIO pins in routing graph.

This commit is contained in:
William D. Jones 2021-01-29 18:14:13 -05:00 committed by Marcelina Kościelnicka
parent 120404bfda
commit 8348c45e4f
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/machxo2/cells_map.v
View File

@ -28,7 +28,7 @@ endmodule
module \$_DFF_P_ (input D, C, output Q); FACADE_FF #(.CEMUX("1"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET")) _TECHMAP_REPLACE_ (.CLK(C), .LSR(1'b0), .DI(D), .Q(Q)); endmodule module \$_DFF_P_ (input D, C, output Q); FACADE_FF #(.CEMUX("1"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET")) _TECHMAP_REPLACE_ (.CLK(C), .LSR(1'b0), .DI(D), .Q(Q)); endmodule
// IO- "$__" cells for the iopadmap pass. // IO- "$__" cells for the iopadmap pass.
module \$__FACADE_OUTPAD (input I, output O); FACADE_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.PAD(O), .I(I), .EN(1'b1)); endmodule module \$__FACADE_OUTPAD (input I, output O); FACADE_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.PAD(O), .I(I), .T(1'b1)); endmodule
module \$__FACADE_INPAD (input I, output O); FACADE_IO #(.DIR("INPUT")) _TECHMAP_REPLACE_ (.PAD(I), .O(O)); endmodule module \$__FACADE_INPAD (input I, output O); FACADE_IO #(.DIR("INPUT")) _TECHMAP_REPLACE_ (.PAD(I), .O(O)); endmodule
module \$__FACADE_TOUTPAD (input I, OE, output O); FACADE_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.PAD(O), .I(I), .EN(OE)); endmodule module \$__FACADE_TOUTPAD (input I, OE, output O); FACADE_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.PAD(O), .I(I), .T(OE)); endmodule
module \$__FACADE_TINOUTPAD (input I, OE, output O, inout B); FACADE_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.PAD(B), .I(I), .O(O), .EN(OE)); endmodule module \$__FACADE_TINOUTPAD (input I, OE, output O, inout B); FACADE_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.PAD(B), .I(I), .O(O), .T(OE)); endmodule

6
techlibs/machxo2/cells_sim.v
View File

@ -162,16 +162,16 @@ module FACADE_IO #(
parameter DIR = "INPUT" parameter DIR = "INPUT"
) ( ) (
inout PAD, inout PAD,
input I, EN, input I, T,
output O output O
); );
generate generate
if (DIR == "INPUT") begin if (DIR == "INPUT") begin
assign O = PAD; assign O = PAD;
end else if (DIR == "OUTPUT") begin end else if (DIR == "OUTPUT") begin
assign PAD = EN ? I : 1'bz; assign PAD = T ? I : 1'bz;
end else if (DIR == "BIDIR") begin end else if (DIR == "BIDIR") begin
assign PAD = EN ? I : 1'bz; assign PAD = T ? I : 1'bz;
assign O = PAD; assign O = PAD;
end else begin end else begin
ERROR_UNKNOWN_IO_MODE error(); ERROR_UNKNOWN_IO_MODE error();