riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

verific: import attributes on ports 

Co-authored-by: Miodrag Milanović <mmicko@gmail.com>
This commit is contained in:
N. Engelhardt 2023-10-20 18:31:41 +02:00
parent 1b6d1e9419
commit 833b67af80
3 changed files with 10 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
frontends/verific/verific.cc
View File

@ -1345,7 +1345,12 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
wire->start_offset = min(portbus->LeftIndex(), portbus->RightIndex());
wire->upto = portbus->IsUp();
import_attributes(wire->attributes, portbus, nl);
SetIter si ;
Port *port ;
FOREACH_PORT_OF_PORTBUS(portbus, si, port) {
import_attributes(wire->attributes, port->GetNet(), nl);
break;
}
bool portbus_input = portbus->GetDir() == DIR_INOUT || portbus->GetDir() == DIR_IN;
if (portbus_input)
wire->port_input = true;

4
tests/verific/memory_semantics.ys
View File

@ -26,9 +26,9 @@ reg [DEPTH_LOG2-1:0] counter = 0;
reg done = 1'b0;
always @(posedge clk) begin
if (!done)
counter = counter + 1;
counter = counter + 1'b1;
if (counter == 0)
done = 1;
done = 1'b1;
end
wire [WIDTH-1:0] old_data = PRIME1 * counter;

4
tests/verific/rom_case.ys
View File

@ -30,7 +30,7 @@ select -assert-count 1 t:RAM_BLOCK_SDP
design -reset
verific -vhdl <<
verific -vhdl <<EOF
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
@ -66,7 +66,7 @@ begin
end architecture rtl;
EOF
hierarchy -top rom
hierarchy -top rom_example
proc
opt
opt -full