riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

verilog_parser: silence yynerrs warning

This commit is contained in:
Emil J. Tywoniak 2024-10-15 12:16:02 +02:00 committed by Zachary Snow
parent adb6cdb167
commit 81bbde62ca
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verilog/verilog_parser.y
View File

@ -464,6 +464,7 @@ static const AstNode *addAsgnBinopStmt(dict<IdString, AstNode*> *attr, AstNode *
%% %%
input: { input: {
(void)frontend_verilog_yynerrs;
ast_stack.clear(); ast_stack.clear();
ast_stack.push_back(current_ast); ast_stack.push_back(current_ast);
} design { } design {