riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

aigsize: Remove

This commit is contained in:
Martin Povišer 2024-10-05 18:12:16 +02:00
parent e0a86d5483
commit 81688e3ba2
1 changed files with 0 additions and 66 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

66
backends/aiger2/aiger.cc
View File

@ -1434,70 +1434,4 @@ struct XAiger2Backend : Backend {
}
} XAiger2Backend;
struct AIGCounter : Index<AIGCounter, int> {
typedef int Lit;
const static Lit CONST_FALSE = -1;
const static Lit CONST_TRUE = 1;
const static constexpr Lit EMPTY_LIT = 0;
static Lit negate(Lit lit) { return -lit; }
int nvars = 1;
int ngates = 0;
Lit emit_gate([[maybe_unused]] Lit a, [[maybe_unused]] Lit b)
{
ngates++;
return ++nvars;
}
void count() {
// populate inputs
for (auto w : top->wires())
if (w->port_input)
for (int i = 0; i < w->width; i++)
pi_literal(SigBit(w, i)) = ++nvars;
for (auto w : top->wires())
if (w->port_output) {
for (auto bit : SigSpec(w))
(void) eval_po(bit);
}
}
};
struct AigsizePass : Pass {
AigsizePass() : Pass("aigsize", "estimate AIG size for design") {}
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
log_header(design, "Executing AIGSIZE pass. (size design AIG)\n");
size_t argidx;
AIGCounter writer;
for (argidx = 1; argidx < args.size(); argidx++) {
if (args[argidx] == "-strash")
writer.strashing = true;
else if (args[argidx] == "-flatten")
writer.flatten = true;
else
break;
}
extra_args(args, argidx, design);
Module *top = design->top_module();
if (!top || !design->selected_whole_module(top))
log_cmd_error("No top module selected\n");
design->bufNormalize(true);
writer.setup(top);
writer.count();
log("Counted %d gates\n", writer.ngates);
// we are leaving the sacred land, un-bufnormalize
// (if not, this will lead to bugs: the buf-normalized
// flag must not be kept on past the code that can work
// with it)
design->bufNormalize(false);
}
} AigsizePass;
PRIVATE_NAMESPACE_END