riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files

This commit is contained in:
Udi Finkelstein 2018-06-05 12:15:59 +03:00 committed by Unknown
parent 2b9c75f8e3
commit 80d9d15f1c
2 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
tests/simple/reg_wire_error.v → tests/various/reg_wire_error.sv
View File

1
tests/various/reg_wire_error.ys Normal file
View File

@ -0,0 +1 @@
read_verilog -sv reg_wire_error.sv