riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add testcase for #2010

This commit is contained in:
Eddie Hung 2020-05-01 14:07:33 -07:00
parent 8ee32adac3
commit 7f9ecddb7f
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
tests/opt/bug2010.ys Normal file
View File

@ -0,0 +1,10 @@
read_verilog <<EOT
module test (
input signed [1:0] n,
output [3:0] dout
);
assign dout = n + 4'sd 4;
endmodule
EOT
equiv_opt -assert opt -fine