riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in cover id

This commit is contained in:
Clifford Wolf 2014-07-25 03:17:35 +02:00
parent cd69925437
commit 7f1789ad1b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/rtlil.cc
View File

@ -1866,7 +1866,7 @@ void RTLIL::SigSpec::extend(int width, bool is_signed)
void RTLIL::SigSpec::extend_u0(int width, bool is_signed) void RTLIL::SigSpec::extend_u0(int width, bool is_signed)
{ {
cover("kernel.rtlil.sigspec.extend_0"); cover("kernel.rtlil.sigspec.extend_u0");
pack(); pack();