riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Trim shiftx_width when upper bits are 1'bx

This commit is contained in:
Eddie Hung 2019-08-21 18:43:17 -07:00
parent ed7be3e6b6
commit 7e7965ca7b
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/pmgen/xilinx_srl.pmg
View File

@ -164,6 +164,11 @@ endmatch
code shiftx_width
shiftx_width = param(shiftx, \A_WIDTH).as_int();
while (shiftx_width > 1) {
if (port(shiftx, \A)[shiftx_width-1] != State::Sx)
break;
--shiftx_width;
}
endcode
match first
@ -177,7 +182,7 @@ code
chain.push_back(first);
subpattern(tail);
finally
if (GetSize(chain) == param(shiftx, \A_WIDTH).as_int())
if (GetSize(chain) == shiftx_width)
accept;
chain.clear();
endcode