riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

cleaning up for PR

This commit is contained in:
rafaeltp 2018-10-20 18:02:59 -07:00
parent ce069830c5
commit 7b964bfb83
2 changed files with 2 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/rtlil.h
View File

@ -1304,10 +1304,6 @@ inline const RTLIL::SigBit &RTLIL::SigSpecConstIterator::operator*() const {
} }
inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) { inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {
if(sig.size() != 1 || sig.chunks().size() != 1) {
std::cout << "rtp " << sig.size() << std::endl;
std::cout << "rtp " << sig.chunks().size() << std::endl;
}
log_assert(sig.size() == 1 && sig.chunks().size() == 1); log_assert(sig.size() == 1 && sig.chunks().size() == 1);
*this = SigBit(sig.chunks().front()); *this = SigBit(sig.chunks().front());
} }

4
passes/equiv/equiv_make.cc
View File

@ -290,7 +290,7 @@ struct EquivMakeWorker
init_bit2driven(); init_bit2driven();
pool<Cell*> visited_cells; pool<Cell*> visited_cells;
for (auto c : cells_list) for (auto c : cells_list)
for (auto &conn : c->connections()) for (auto &conn : c->connections())
if (!ct.cell_output(c->type, conn.first)) { if (!ct.cell_output(c->type, conn.first)) {
@ -418,7 +418,7 @@ struct EquivMakeWorker
} }
} }
bool check_signal_in_fanout(pool<Cell*> & visited_cells, SigSpec source_bit, SigSpec target_bit) bool check_signal_in_fanout(pool<Cell*> & visited_cells, SigBit source_bit, SigBit target_bit)
{ {
if (source_bit == target_bit) if (source_bit == target_bit)
return true; return true;