riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'map_cells_before_map_luts' into xc7srl

This commit is contained in:
Eddie Hung 2019-04-04 08:13:34 -07:00
parent 2fb02247a7 e3f20b17af
commit 7b7ddbdba7
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/xilinx/synth_xilinx.cc
View File

@ -128,6 +128,7 @@ struct SynthXilinxPass : public Pass
log(" abc -luts 2:2,3,6:5,10,20 [-dff] (without '-vpr' only!)\n");
log(" abc -lut 5 [-dff] (with '-vpr' only!)\n");
log(" clean\n");
log(" techmap -map +/xilinx/lut_map.v\n");
log("\n");
log(" check:\n");
log(" hierarchy -check\n");