riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improved tests/share/generate.py

This commit is contained in:
Clifford Wolf 2014-07-20 17:06:57 +02:00
parent ff28029fdb
commit 7a6d578b81
1 changed files with 12 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
tests/share/generate.py
View File

@ -15,9 +15,15 @@ def redirect_stdout(new_target):
finally:
sys.stdout = old_target
def maybe_plus_e(expr):
if random.randint(0, 4) == 0:
return "(%s + e)" % expr
else:
return expr
for idx in range(100):
with file('temp/uut_%05d.v' % idx, 'w') as f, redirect_stdout(f):
print('module uut_%05d(a, b, c, d, s, y);' % (idx))
print('module uut_%05d(a, b, c, d, e, s, y);' % (idx))
ac_signed = random.choice(['', ' signed'])
bd_signed = random.choice(['', ' signed'])
op = random.choice(['+', '-', '*', '/', '%', '<<', '>>', '<<<', '>>>'])
@ -25,9 +31,13 @@ for idx in range(100):
print(' input%s [%d:0] b;' % (bd_signed, random.randint(0, 8)))
print(' input%s [%d:0] c;' % (ac_signed, random.randint(0, 8)))
print(' input%s [%d:0] d;' % (bd_signed, random.randint(0, 8)))
print(' input signed [%d:0] e;' % random.randint(0, 8))
print(' input s;')
print(' output [%d:0] y;' % random.randint(0, 8))
print(' assign y = s ? %s(a %s b) : %s(c %s d);' % (random.choice(['', '$signed', '$unsigned']), op, random.choice(['', '$signed', '$unsigned']), op))
print(' assign y = (s ? %s(%s %s %s) : %s(%s %s %s))%s;' %
(random.choice(['', '$signed', '$unsigned']), maybe_plus_e('a'), op, maybe_plus_e('b'),
random.choice(['', '$signed', '$unsigned']), maybe_plus_e('c'), op, maybe_plus_e('d'),
' + e' if random.randint(0, 4) == 0 else ''))
print('endmodule')
with file('temp/uut_%05d.ys' % idx, 'w') as f, redirect_stdout(f):
print('read_verilog temp/uut_%05d.v' % idx)