riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

dffinit: Avoid setting init parameter to zero-length value. 

Fixes #1704.
This commit is contained in:
Marcelina Kościelnicka 2020-04-14 16:33:09 +02:00
parent 3a27906ac6
commit 7a36728b2f
2 changed files with 30 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/dffinit.cc
View File

@ -154,11 +154,13 @@ struct DffinitPass : public Pass {
value = Const(low_string);
}
if (value.size() != 0) {
log("Setting %s.%s.%s (port=%s, net=%s) to %s.\n", log_id(module), log_id(cell), log_id(it.second),
log_id(it.first), log_signal(sig), log_signal(value));
cell->setParam(it.second, value);
}
}
}
for (auto wire : module->selected_wires())
if (wire->attributes.count(ID::init)) {

25
tests/techmap/dffinit.ys Normal file
View File

@ -0,0 +1,25 @@
read_verilog <<EOT
module ff(...);
input d;
output q;
endmodule
module top(...);
input d;
output q1;
(* init = 1'b1 *)
output q2;
ff my_ff1(.d(d), .q(q1));
ff my_ff2(.d(d), .q(q2));
endmodule
EOT
dffinit -ff ff q init
select -assert-count 2 t:ff
select -assert-count 1 t:ff r:init %i
select -assert-count 1 t:ff r:init=1'b1 %i