riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

greenpak4: Inverted D latch cells now have nQ instead of Q as output port name for consistency

This commit is contained in:
Andrew Zonenberg 2016-12-10 13:57:37 +08:00
parent 8767cdcac9
commit 797c03997e
1 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
techlibs/greenpak4/cells_sim.v
View File

@ -249,12 +249,12 @@ module GP_DLATCH(input D, input nCLK, output reg Q);
end end
endmodule endmodule
module GP_DLATCHI(input D, input nCLK, output reg Q); module GP_DLATCHI(input D, input nCLK, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(*) begin always @(*) begin
if(!nCLK) if(!nCLK)
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule
@ -269,14 +269,14 @@ module GP_DLATCHR(input D, input nCLK, input nRST, output reg Q);
end end
endmodule endmodule
module GP_DLATCHRI(input D, input nCLK, input nRST, output reg Q); module GP_DLATCHRI(input D, input nCLK, input nRST, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(*) begin always @(*) begin
if(!nRST) if(!nRST)
Q <= 1'b1; nQ <= 1'b1;
else if(!nCLK) else if(!nCLK)
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule
@ -291,14 +291,14 @@ module GP_DLATCHS(input D, input nCLK, input nSET, output reg Q);
end end
endmodule endmodule
module GP_DLATCHSI(input D, input nCLK, input nSET, output reg Q); module GP_DLATCHSI(input D, input nCLK, input nSET, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(*) begin always @(*) begin
if(!nSET) if(!nSET)
Q <= 1'b0; nQ <= 1'b0;
else if(!nCLK) else if(!nCLK)
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule
@ -314,15 +314,15 @@ module GP_DLATCHSR(input D, input nCLK, input nSR, output reg Q);
end end
endmodule endmodule
module GP_DLATCHSRI(input D, input nCLK, input nSR, output reg Q); module GP_DLATCHSRI(input D, input nCLK, input nSR, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
parameter[0:0] SRMODE = 1'bx; parameter[0:0] SRMODE = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(*) begin always @(*) begin
if(!nSR) if(!nSR)
Q <= ~SRMODE; nQ <= ~SRMODE;
else if(!nCLK) else if(!nCLK)
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule