mirror of https://github.com/YosysHQ/yosys.git
Added GP_ABUF cell
This commit is contained in:
parent
12000b90de
commit
79460208c9
|
@ -13,6 +13,12 @@ module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
|
|||
assign OUT = INIT[{IN3, IN2, IN1, IN0}];
|
||||
endmodule
|
||||
|
||||
module GP_ABUF(input wire IN, output wire OUT);
|
||||
|
||||
assign OUT = IN;
|
||||
|
||||
endmodule
|
||||
|
||||
module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT);
|
||||
|
||||
parameter BANDWIDTH = "HIGH";
|
||||
|
|
Loading…
Reference in New Issue