riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed a typo in RTLIL::Module::addReduce...

This commit is contained in:
Clifford Wolf 2014-03-10 12:07:26 +01:00
parent 5a15539c9b
commit 78c64a6401
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
kernel/rtlil.cc
View File

@ -862,11 +862,11 @@ DEF_METHOD(addNot, "$not")
DEF_METHOD(addPos, "$pos")
DEF_METHOD(addBu0, "$bu0")
DEF_METHOD(addNeg, "$neg")
DEF_METHOD(addReduceAnd, "$redcue_and")
DEF_METHOD(addReduceOr, "$redcue_or")
DEF_METHOD(addReduceXor, "$redcue_xor")
DEF_METHOD(addReduceXnor, "$redcue_xnor")
DEF_METHOD(addReduceBool, "$redcue_bool")
DEF_METHOD(addReduceAnd, "$reduce_and")
DEF_METHOD(addReduceOr, "$reduce_or")
DEF_METHOD(addReduceXor, "$reduce_xor")
DEF_METHOD(addReduceXnor, "$reduce_xnor")
DEF_METHOD(addReduceBool, "$reduce_bool")
DEF_METHOD(addLogicNot, "$logic_not")
#undef DEF_METHOD