riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

anlogic: fix dbits of Anlogic Eagle DRAM16X4 

The dbits of DRAM16X4 is wrong set to 2, which leads to waste of DRAM
bits.

Fix the dbits number in the RAM configuration.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
This commit is contained in:
Icenowy Zheng 2018-12-18 14:38:44 +08:00
parent 847fd36077
commit 7854d5ba21
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/anlogic/drams.txt
View File

@ -1,7 +1,7 @@
bram $__ANLOGIC_DRAM16X4
init 0
abits 4
dbits 2
dbits 4
groups 2
ports 1 1
wrmode 0 1