riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed minor bug in parsing delays

This commit is contained in:
Clifford Wolf 2014-11-24 14:48:07 +01:00
parent 56c7d1e266
commit 76c83283c4
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
frontends/verilog/verilog_lexer.l
View File

@ -342,7 +342,10 @@ import[ \t\r\n]+\"(DPI|DPI-C)\"[ \t\r\n]+function[ \t\r\n]+ {
[ \t\r\n] /* ignore whitespaces */ [ \t\r\n] /* ignore whitespaces */
\\[\r\n] /* ignore continuation sequence */ \\[\r\n] /* ignore continuation sequence */
"//"[^\r\n]* /* ignore one-line comments */ "//"[^\r\n]* /* ignore one-line comments */
"#"[$a-zA-Z_0-9\.]+ /* ignore simulation timings */
"#"\ *[0-9][0-9_]* /* ignore simulation timings */
"#"\ *[0-9][0-9_]*\.[0-9][0-9_]* /* ignore simulation timings */
"#"\ *[$a-zA-Z_\.][$a-zA-Z_0-9\.]* /* ignore simulation timings */
. { return *yytext; } . { return *yytext; }