riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Do not eagerly fix port widths on parameterized cells

This commit is contained in:
Clifford Wolf 2017-02-12 17:42:57 +01:00
parent 828303791b
commit 76c4ee096b
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/hierarchy/hierarchy.cc
View File

@ -625,6 +625,9 @@ struct HierarchyPass : public Pass {
for (auto module : design->modules())
for (auto cell : module->cells())
{
if (GetSize(cell->parameters) != 0)
continue;
Module *m = design->module(cell->type);
if (m == nullptr)