mirror of https://github.com/YosysHQ/yosys.git
Add signed/unsigned tests
Signed-off-by: Kamil Rakoczy <krakoczy@antmicro.com>
This commit is contained in:
parent
6f9be939bd
commit
76a34dc5f3
|
@ -0,0 +1,28 @@
|
|||
# SV LRM A2.2.1
|
||||
|
||||
read_verilog -sv <<EOT
|
||||
module test_signed();
|
||||
parameter integer signed a = 0;
|
||||
parameter integer unsigned b = 0;
|
||||
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
design -reset
|
||||
read_verilog -sv <<EOT
|
||||
module test_signed();
|
||||
parameter logic signed [7:0] a = 0;
|
||||
parameter logic unsigned [7:0] b = 0;
|
||||
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
design -reset
|
||||
logger -expect error "syntax error, unexpected TOK_INTEGER" 1
|
||||
read_verilog -sv <<EOT
|
||||
module test_signed();
|
||||
parameter signed integer a = 0;
|
||||
parameter unsigned integer b = 0;
|
||||
|
||||
endmodule
|
||||
EOT
|
Loading…
Reference in New Issue