riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

removed commented out code

This commit is contained in:
Richard Herveille 2024-03-15 01:48:22 +01:00
parent 2d11c5e2f8
commit 7647eb70a6
1 changed files with 0 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
techlibs/intel/synth_intel.cc
View File

@ -195,17 +195,8 @@ struct SynthIntelPass : public ScriptPass {
run("read_verilog -sv -lib +/intel/common/altpll_bb.v"); run("read_verilog -sv -lib +/intel/common/altpll_bb.v");
run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt.c_str())); run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt.c_str()));
} }
/*
if (flatten && check_label("flatten", "(unless -noflatten)")) {
run("proc");
run("flatten");
run("tribuf -logic");
run("deminout");
}
*/
if (check_label("coarse")) { if (check_label("coarse")) {
// run("synth -run coarse");
run("proc"); run("proc");
if (flatten || help_mode) if (flatten || help_mode)
run("flatten", "(skip if -noflatten)"); run("flatten", "(skip if -noflatten)");