riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

write_cxxrtl: add support for $dlatch and $dlatchsr cells. 

Also, fix codegen for $dffe and $adff.
This commit is contained in:
whitequark 2020-04-05 09:27:55 +00:00
parent 711df56ad0
commit 753e34007d
1 changed files with 16 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
backends/cxxrtl/cxxrtl.cc
View File

@ -202,7 +202,7 @@ static bool is_sync_ff_cell(RTLIL::IdString type)
static bool is_ff_cell(RTLIL::IdString type)
{
return is_sync_ff_cell(type) || type.in(
ID($adff), ID($dffsr), ID($sr));
ID($adff), ID($dffsr), ID($dlatch), ID($dlatchsr), ID($sr));
}
static bool is_internal_cell(RTLIL::IdString type)
@ -786,7 +786,7 @@ struct CxxrtlWorker {
if (cell->type == ID($dffe)) {
f << indent << "if (";
dump_sigspec_rhs(cell->getPort(ID(EN)));
f << " == value<1> {" << cell->getParam(ID(EN_POLARITY)).as_bool() << "}) {\n";
f << " == value<1> {" << cell->getParam(ID(EN_POLARITY)).as_bool() << "u}) {\n";
inc_indent();
}
f << indent;
@ -800,12 +800,25 @@ struct CxxrtlWorker {
}
dec_indent();
f << indent << "}\n";
} else if (cell->hasPort(ID(EN))) {
// Level-sensitive logic
f << indent << "if (";
dump_sigspec_rhs(cell->getPort(ID(EN)));
f << " == value<1> {" << cell->getParam(ID(EN_POLARITY)).as_bool() << "u}) {\n";
inc_indent();
f << indent;
dump_sigspec_lhs(cell->getPort(ID(Q)));
f << " = ";
dump_sigspec_rhs(cell->getPort(ID(D)));
f << ";\n";
dec_indent();
f << indent << "}\n";
}
if (cell->hasPort(ID(ARST))) {
// Asynchronous reset (entire coarse cell at once)
f << indent << "if (";
dump_sigspec_rhs(cell->getPort(ID(ARST)));
f << " == value<1> {" << cell->getParam(ID(ARST_POLARITY)).as_bool() << "}) {\n";
f << " == value<1> {" << cell->getParam(ID(ARST_POLARITY)).as_bool() << "u}) {\n";
inc_indent();
f << indent;
dump_sigspec_lhs(cell->getPort(ID(Q)));