riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added "abc" label in synth script

This commit is contained in:
Clifford Wolf 2014-10-31 03:46:27 +01:00
parent ab28491f27
commit 74ef92b9c8
1 changed files with 13 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
techlibs/common/synth.cc
View File

@ -80,10 +80,12 @@ struct SynthPass : public Pass {
log(" memory_map\n");
log(" opt -full\n");
log(" techmap\n");
log(" opt -fast -full\n");
log(" opt -fast\n");
#ifdef YOSYS_ENABLE_ABC
log("\n");
log(" abc:\n");
log(" abc -fast\n");
log(" opt_clean\n");
log(" opt -fast\n");
#endif
log("\n");
}
@ -150,13 +152,17 @@ struct SynthPass : public Pass {
Pass::call(design, "memory_map");
Pass::call(design, "opt -full");
Pass::call(design, "techmap");
Pass::call(design, "opt -fast -full");
#ifdef YOSYS_ENABLE_ABC
Pass::call(design, "abc -fast");
Pass::call(design, "opt_clean");
#endif
Pass::call(design, "opt -fast");
}
#ifdef YOSYS_ENABLE_ABC
if (check_label(active, run_from, run_to, "abc"))
{
Pass::call(design, "abc -fast");
Pass::call(design, "opt -fast");
}
#endif
log_pop();
}
} SynthPass;