riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed incorrect port name in cells_map.v

This commit is contained in:
Andrew Zonenberg 2016-03-31 22:51:22 -07:00
parent c04a3d2763
commit 7498ff8041
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/greenpak4/cells_map.v
View File

@ -5,7 +5,7 @@ module GP_DFFS(input D, CLK, nSET, output reg Q);
.SRMODE(1'b1), .SRMODE(1'b1),
) _TECHMAP_REPLACE_ ( ) _TECHMAP_REPLACE_ (
.D(D), .D(D),
.CLK(C), .CLK(CLK),
.nSR(nSET), .nSR(nSET),
.Q(Q) .Q(Q)
); );
@ -18,7 +18,7 @@ module GP_DFFR(input D, CLK, nRST, output reg Q);
.SRMODE(1'b0), .SRMODE(1'b0),
) _TECHMAP_REPLACE_ ( ) _TECHMAP_REPLACE_ (
.D(D), .D(D),
.CLK(C), .CLK(CLK),
.nSR(nRST), .nSR(nRST),
.Q(Q) .Q(Q)
); );