riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added SIMLIB_NOLUT to simlib.v

This commit is contained in:
Clifford Wolf 2014-04-02 21:28:33 +02:00
parent e24797add0
commit 7370ae01e9
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/common/simlib.v
View File

@ -927,6 +927,7 @@ end
endmodule endmodule
// -------------------------------------------------------- // --------------------------------------------------------
`ifndef SIMLIB_NOLUT
module \$lut (I, O); module \$lut (I, O);
@ -961,6 +962,7 @@ endgenerate
endmodule endmodule
`endif
// -------------------------------------------------------- // --------------------------------------------------------
module \$assert (A, EN); module \$assert (A, EN);