riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #10 from alainmarcel/new_peepopts 

Remove redundant code
This commit is contained in:
alaindargelas 2024-12-18 21:23:26 -08:00 committed by GitHub
parent 1ad1a0a1b9 eb4e147edd
commit 7270cd3979
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/pmgen/peepopt_muxadd.pmg
View File

@ -24,9 +24,6 @@ endmatch
code add_y add_a add_b add_a_ext code add_y add_a add_b add_a_ext
// Get adder signals // Get adder signals
add_a = port(add, \A);
add_b = port(add, \B);
add_y = port(add, \Y);
add_a_ext = SigSpec(add_a); add_a_ext = SigSpec(add_a);
add_a_ext.extend_u0(GetSize(add_y), param(add, \A_SIGNED).as_bool()); add_a_ext.extend_u0(GetSize(add_y), param(add, \A_SIGNED).as_bool());
// Fanout of each adder Y bit should be 1 (no bit-split) // Fanout of each adder Y bit should be 1 (no bit-split)