riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Print ".en=" only if there is an enable signal

This commit is contained in:
Eddie Hung 2019-11-23 10:17:31 -08:00
parent 907c8aeaef
commit 722eeacc09
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/hierarchy/clkpart.cc
View File

@ -262,7 +262,7 @@ struct ClkPartPass : public Pass {
auto en = std::get<3>(it.first);
std::string submod = stringf("clk=%s%s%s%s%s",
std::get<0>(it.first) ? "" : "!", clk.empty() ? "" : log_signal(clk),
std::get<2>(it.first) ? "" : "!", en.empty() ? ".en=" : "", en.empty() ? "" : log_signal(en));
std::get<2>(it.first) ? "" : "!", en.empty() ? "" : ".en=", en.empty() ? "" : log_signal(en));
for (auto c : it.second)
c->attributes[ID(submod)] = submod;
new_submods.push_back(stringf("%s_%s", mod->name.c_str(), submod.c_str()));