riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

More TODOs in README

This commit is contained in:
Clifford Wolf 2013-03-18 15:05:15 +01:00
parent bc5489f7ec
commit 71de666003
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
README
View File

@ -197,9 +197,15 @@ TODOs / Open Bugs
- Write "design and implementation of.." document
- Source tree layout
- Data formats (c++ classes, etc.)
- Interne misc. frameworks (log, select)
- Build system and pass registration
- Internal cell library
- Add brief source code documentation to:
- Most passes and kernel functionalities
- Most passes and kernel functionalities
- Implement missing Verilog 2005 features: