riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

memory_share: fix wrong argidx in extra_args

This commit is contained in:
imhcyx 2022-05-05 16:58:39 +08:00
parent a8cc0c3930
commit 71166eeecf
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/memory/memory_share.cc
View File

@ -555,7 +555,7 @@ struct MemorySharePass : public Pass {
}
break;
}
extra_args(args, 1, design);
extra_args(args, argidx, design);
MemoryShareWorker msw(design, flag_widen, flag_sat);
for (auto module : design->selected_modules())