riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Rename pattern to fixed

This commit is contained in:
Eddie Hung 2019-08-21 15:46:58 -07:00
parent b0a3b430bf
commit 6d76ae4c65
2 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
passes/pmgen/xilinx_srl.cc
View File

@ -30,10 +30,10 @@ bool did_something;
#include "passes/pmgen/ice40_dsp_pm.h" #include "passes/pmgen/ice40_dsp_pm.h"
#include "passes/pmgen/peepopt_pm.h" #include "passes/pmgen/peepopt_pm.h"
void reduce_chain(xilinx_srl_pm &pm) void fixed(xilinx_srl_pm &pm)
{ {
auto &st = pm.st_reduce; auto &st = pm.st_fixed;
auto &ud = pm.ud_reduce; auto &ud = pm.ud_fixed;
auto param_def = [&ud](Cell *cell, IdString param) { auto param_def = [&ud](Cell *cell, IdString param) {
auto def = ud.default_params.at(std::make_pair(cell->type,param)); auto def = ud.default_params.at(std::make_pair(cell->type,param));
return cell->parameters.at(param, def); return cell->parameters.at(param, def);
@ -130,13 +130,13 @@ struct XilinxSrlPass : public Pass {
bool did_something = false; bool did_something = false;
do { do {
auto pm = xilinx_srl_pm(module, module->selected_cells()); auto pm = xilinx_srl_pm(module, module->selected_cells());
pm.ud_reduce.minlen = minlen; pm.ud_fixed.minlen = minlen;
// TODO: How to get these automatically? // TODO: How to get these automatically?
pm.ud_reduce.default_params[std::make_pair(ID(FDRE),ID(INIT))] = State::S0; pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(INIT))] = State::S0;
pm.ud_reduce.default_params[std::make_pair(ID(FDRE),ID(IS_C_INVERTED))] = State::S0; pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(IS_C_INVERTED))] = State::S0;
pm.ud_reduce.default_params[std::make_pair(ID(FDRE),ID(IS_D_INVERTED))] = State::S0; pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(IS_D_INVERTED))] = State::S0;
pm.ud_reduce.default_params[std::make_pair(ID(FDRE),ID(IS_R_INVERTED))] = State::S0; pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(IS_R_INVERTED))] = State::S0;
did_something = pm.run_reduce(reduce_chain); did_something = pm.run_fixed(fixed);
} while (did_something); } while (did_something);
} }
} }

2
passes/pmgen/xilinx_srl.pmg
View File

@ -1,4 +1,4 @@
pattern reduce pattern fixed
udata <vector<Cell*>> chain longest_chain udata <vector<Cell*>> chain longest_chain
udata <pool<Cell*>> non_first_cells udata <pool<Cell*>> non_first_cells