riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update comment

This commit is contained in:
Eddie Hung 2019-06-15 09:36:02 -07:00
parent ac18a76beb
commit 6d74b3e004
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@ -224,7 +224,7 @@ struct XAigerWriter
// FIXME: Should short here, rather than provide $_DFF_[NP]_ // FIXME: Should short here, rather than provide $_DFF_[NP]_
// to ABC as a user cell // to ABC as a user cell
//if (cell->type.in(/*"$_FF_",*/ "$_DFF_N_", "$_DFF_P_")) //if (cell->type.in("$_FF_" /*, "$_DFF_N_", "$_DFF_P_"*/))
//{ //{
// SigBit D = sigmap(cell->getPort("\\D").as_bit()); // SigBit D = sigmap(cell->getPort("\\D").as_bit());
// SigBit Q = sigmap(cell->getPort("\\Q").as_bit()); // SigBit Q = sigmap(cell->getPort("\\Q").as_bit());