riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Indent fix 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-06-05 09:53:06 +02:00
parent 00d32eb73d
commit 6cc60ffd67
1 changed files with 22 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

42
passes/cmds/setundef.cc
View File

@ -404,29 +404,31 @@ struct SetundefPass : public Pass {
initwires.insert(wire);
}
for (int wire_types = 0; wire_types < 2; wire_types++) {
pool<SigBit> ffbitsToErase;
for (auto wire : module->wires()) {
if (wire->name[0] == (wire_types ? '\\' : '$')) {
next_wire:
continue;
}
for (int wire_types = 0; wire_types < 2; wire_types++)
{
pool<SigBit> ffbitsToErase;
for (auto wire : module->wires())
{
if (wire->name[0] == (wire_types ? '\\' : '$')) {
next_wire:
continue;
}
for (auto bit : sigmap(wire))
if (!ffbits.count(bit)) {
goto next_wire;
}
for (auto bit : sigmap(wire))
if (!ffbits.count(bit)) {
goto next_wire;
}
for (auto bit : sigmap(wire)) {
ffbitsToErase.insert(bit);
}
for (auto bit : sigmap(wire)) {
ffbitsToErase.insert(bit);
}
initwires.insert(wire);
}
for (const auto &bit : ffbitsToErase) {
ffbits.erase(bit);
}
}
initwires.insert(wire);
}
for (const auto & bit : ffbitsToErase) {
ffbits.erase(bit);
}
}
for (auto wire : initwires)
{