riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

kernel: const Wire* overload -> Wire* !!!

This commit is contained in:
Eddie Hung 2020-03-26 16:21:30 -07:00
parent f97b90e40b
commit 6ca7844cec
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/sigtools.h
View File

@ -300,7 +300,7 @@ struct SigMap
add(bit);
}
inline void add(const Wire *wire) { return add(RTLIL::SigSpec(wire)); }
inline void add(Wire *wire) { return add(RTLIL::SigSpec(wire)); }
void apply(RTLIL::SigBit &bit) const
{