riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Another sloppy mistake!

This commit is contained in:
Eddie Hung 2019-11-21 16:33:20 -08:00
parent fe36275234
commit 6841e3b1c2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/various/abc9.v
View File

@ -13,6 +13,6 @@ endmodule
module abc9_test032(input clk, d, r, output reg q);
initial q = 1'b0;
always @(negedge clk or negedge r)
if (r) q <= 1'b0;
if (!r) q <= 1'b0;
else q <= d;
endmodule