riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add `undef DSP48E1_INST

This commit is contained in:
Eddie Hung 2019-09-13 17:07:18 -07:00
parent 61877e1370
commit 681be20ca2
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
techlibs/xilinx/abc_map.v
View File

@ -207,7 +207,7 @@ module DSP48E1 (
parameter _TECHMAP_CELLTYPE_ = "";
localparam techmap_guard = (_TECHMAP_CELLTYPE_ != "");
`define DSP48E1_inst(__CELL__) """
`define DSP48E1_INST(__CELL__) """
__CELL__ #(
.ACASCREG(ACASCREG),
.ADREG(ADREG),
@ -336,7 +336,7 @@ __CELL__ #(
.Aq(pA), .Bq(pB), .Cq(pC), .Dq(pD), .ADq(pAD), .Mq(pM), .P(oPCOUT), .Pq(pP), .O(PCOUT)
);
`DSP48E1_inst(\$__ABC_DSP48E1_MULT )
`DSP48E1_INST(\$__ABC_DSP48E1_MULT )
end
else if (USE_MULT == "MULTIPLY" && USE_DPORT == "TRUE") begin
wire [29:0] iA;
@ -381,7 +381,7 @@ __CELL__ #(
.Aq(pA), .Bq(pB), .Cq(pC), .Dq(pD), .ADq(pAD), .Mq(pM), .P(oPCOUT), .Pq(pP), .O(PCOUT)
);
`DSP48E1_inst(\$__ABC_DSP48E1_MULTD_PORT )
`DSP48E1_INST(\$__ABC_DSP48E1_MULTD_PORT )
end
else if (USE_MULT == "NONE" && USE_DPORT == "FALSE") begin
wire [29:0] iA;
@ -422,9 +422,10 @@ __CELL__ #(
.Aq(pA), .Bq(pB), .Cq(pC), .Dq(pD), .ADq(pAD), .Mq(pM), .P(oPCOUT), .Pq(pP), .O(PCOUT)
);
`DSP48E1_inst(\$__ABC_DSP48E1_MULTD_PORT )
`DSP48E1_INST(\$__ABC_DSP48E1_MULTD_PORT )
end
else
$error("Invalid DSP48E1 configuration");
endgenerate
`undef DSP48E1_INST
endmodule