riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Enable two inout tests

This commit is contained in:
Eddie Hung 2019-02-26 11:39:17 -08:00
parent 8f02c846f6
commit 66b5f5166b
1 changed files with 14 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
tests/simple_abc9/abc9.v
View File

@ -47,23 +47,21 @@ module abc9_test008_sub(input a, output b);
assign b = ~a;
endmodule
// TODO
//module abc9_test009(inout io, input oe);
//reg latch;
//always @(io or oe)
// if (!oe)
// latch <= io;
//assign io = oe ? ~latch : 1'bz;
//endmodule
module abc9_test009(inout io, input oe);
reg latch;
always @(io or oe)
if (!oe)
latch <= io;
assign io = oe ? ~latch : 1'bz;
endmodule
// TODO
//module abc9_test010(inout [7:0] io, input oe);
//reg [7:0] latch;
//always @(io or oe)
// if (!oe)
// latch <= io;
//assign io = oe ? ~latch : 1'bz;
//endmodule
module abc9_test010(inout [7:0] io, input oe);
reg [7:0] latch;
always @(io or oe)
if (!oe)
latch <= io;
assign io = oe ? ~latch : 8'bz;
endmodule
// TODO
//module abc9_test011(inout [7:0] io, input oe);