riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed commented out debug code

This commit is contained in:
Andrew Zonenberg 2017-08-11 13:46:01 -07:00
parent cca3cb5fbb
commit 66aac06eee
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/opt/opt_rmports.cc
View File

@ -42,10 +42,6 @@ struct OptRmportsPass : public Pass {
virtual void execute(std::vector<std::string> /*args*/, RTLIL::Design *design)
{
log_header(design, "Executing OPT_RMPORTS pass (remove top level ports with no connections).\n");
//vector<RTLIL::Module*> mods = design->modules();
//for(auto mod : mods)
// ProcessModule(mod);
ProcessModule(design->top_module());
}