riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Moved some passes to other source directories

This commit is contained in:
Clifford Wolf 2014-02-08 14:39:15 +01:00
parent 03ee63ff80
commit 6644f80d97
9 changed files with 3 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/cmds/Makefile.inc
View File

@ -13,4 +13,5 @@ OBJS += passes/cmds/stat.o
OBJS += passes/cmds/setattr.o
OBJS += passes/cmds/copy.o
OBJS += passes/cmds/splice.o
OBJS += passes/cmds/scc.o

0
passes/scc/scc.cc → passes/cmds/scc.cc
View File

3
passes/extract/Makefile.inc
View File

@ -1,3 +0,0 @@
OBJS += passes/extract/extract.o

1
passes/hierarchy/Makefile.inc
View File

@ -1,3 +1,4 @@
OBJS += passes/hierarchy/hierarchy.o
OBJS += passes/hierarchy/submod.o

0
passes/submod/submod.cc → passes/hierarchy/submod.cc
View File

3
passes/scc/Makefile.inc
View File

@ -1,3 +0,0 @@
OBJS += passes/scc/scc.o

3
passes/submod/Makefile.inc
View File

@ -1,3 +0,0 @@
OBJS += passes/submod/submod.o

1
passes/techmap/Makefile.inc
View File

@ -5,6 +5,7 @@ OBJS += passes/techmap/dfflibmap.o
OBJS += passes/techmap/iopadmap.o
OBJS += passes/techmap/hilomap.o
OBJS += passes/techmap/libparse.o
OBJS += passes/techmap/extract.o
GENFILES += passes/techmap/stdcells.inc

0
passes/extract/extract.cc → passes/techmap/extract.cc
View File