riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update abc_box_id numbering

This commit is contained in:
Eddie Hung 2019-07-01 10:47:14 -07:00
parent 699d8e3939
commit 659c04a68d
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/abc_ff.v
View File

@ -23,7 +23,7 @@
module \$__ABC_FF_ (input C, D, output Q); module \$__ABC_FF_ (input C, D, output Q);
endmodule endmodule
(* abc_box_id = 6, lib_whitebox, abc_flop = "FDRE", abc_flop_q = "Q", abc_flop_d = "D", abc_flop_past_q = "\\$pastQ" *) (* abc_box_id = 7, lib_whitebox, abc_flop = "FDRE", abc_flop_q = "Q", abc_flop_d = "D", abc_flop_past_q = "\\$pastQ" *)
module \$__ABC_FDRE (output Q, input C, CE, D, R, \$pastQ ); module \$__ABC_FDRE (output Q, input C, CE, D, R, \$pastQ );
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b0;
//parameter [0:0] IS_C_INVERTED = 1'b0; //parameter [0:0] IS_C_INVERTED = 1'b0;

8
techlibs/xilinx/abc_xc7.box
View File

@ -54,20 +54,20 @@ RAM128X1D 6 0 17 2
# Inputs: C CE D R \$pastQ # Inputs: C CE D R \$pastQ
# Outputs: Q # Outputs: Q
FDRE 6 1 5 1 FDRE 7 1 5 1
- 109 -46 358 0 - 109 -46 358 0
# Inputs: C CE D S \$pastQ # Inputs: C CE D S \$pastQ
# Outputs: Q # Outputs: Q
FDSE 7 0 5 1 FDSE 8 0 5 1
- 109 -46 358 0 - 109 -46 358 0
# Inputs: C CE CLR D \$pastQ # Inputs: C CE CLR D \$pastQ
# Outputs: Q # Outputs: Q
FDCE 8 0 5 1 FDCE 9 0 5 1
- 109 - -46 0 - 109 - -46 0
# Inputs: C CE D PRE \$pastQ # Inputs: C CE D PRE \$pastQ
# Outputs: Q # Outputs: Q
FDPE 9 0 5 1 FDPE 10 0 5 1
- 109 -46 - 0 - 109 -46 - 0