riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

English

This commit is contained in:
Eddie Hung 2019-10-03 10:11:25 -07:00
parent 5299884f04
commit 655f1b2ac5
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/xilinx/abc_map.v
View File

@ -29,11 +29,11 @@
// ============================================================================ // ============================================================================
// The purpose of the following FD* rules are to wrap the flop (which, when // The purpose of the following FD* rules are to wrap the flop (which, when
// called with the `_ABC' macro set captures contains only its combinatorial // called with the `_ABC' macro set captures only its combinatorial
// behaviour) with: // behaviour) with:
// (a) a special $__ABC_FF_ in front of the FD*'s output, indicating to abc9 // (a) a special $__ABC_FF_ in front of the FD*'s output, indicating to abc9
// the location of its basic D-Q flop // the connectivity of its basic D-Q flop
// (b) a special TECHMAP_REPLACE_.$currQwire that will be used for feedback // (b) a special TECHMAP_REPLACE_.$currQ wire that will be used for feedback
// into the (combinatorial) FD* cell to facilitate clock-enable behaviour // into the (combinatorial) FD* cell to facilitate clock-enable behaviour
module FDRE (output reg Q, input C, CE, D, R); module FDRE (output reg Q, input C, CE, D, R);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b0;