riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9: holes module to instantiate cells with NEW_ID (#2992) 

* Add testcase

* holes module to instantiate cells with NEW_ID
This commit is contained in:
Eddie Hung 2021-09-09 10:06:20 -07:00 committed by GitHub
parent f03e2c30aa
commit 65316ec926
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/abc9_ops.cc
View File

@ -812,7 +812,7 @@ void prep_xaiger(RTLIL::Module *module, bool dff)
auto &holes_cell = r.first->second; auto &holes_cell = r.first->second;
if (r.second) { if (r.second) {
if (box_module->get_bool_attribute(ID::whitebox)) { if (box_module->get_bool_attribute(ID::whitebox)) {
holes_cell = holes_module->addCell(cell->name, cell->type); holes_cell = holes_module->addCell(NEW_ID, cell->type);
if (box_module->has_processes()) if (box_module->has_processes())
Pass::call_on_module(design, box_module, "proc"); Pass::call_on_module(design, box_module, "proc");

14
tests/techmap/bug2759.ys Normal file
View File

@ -0,0 +1,14 @@
read_verilog -specify <<EOT
(* abc9_box, whitebox *)
module box(input [1:0] i, output o);
specify
(i *> o) = 1;
endspecify
assign o = ^i;
endmodule
module top(input [1:0] i, output o);
box i1(i, o);
endmodule
EOT
abc9 -lut 4