riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Change literal vars from int to unsigned

This commit is contained in:
Eddie Hung 2019-02-08 08:09:30 -08:00
parent fafa972238
commit 652e414392
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/aiger/aigerparse.cc
View File

@ -100,7 +100,7 @@ static void parse_aiger_ascii(RTLIL::Design *design, std::istream &f, std::strin
return wire; return wire;
}; };
int l1, l2, l3; unsigned l1, l2, l3;
// Parse inputs // Parse inputs
std::vector<RTLIL::Wire*> inputs; std::vector<RTLIL::Wire*> inputs;