riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

message update

This commit is contained in:
Miodrag Milanovic 2022-01-31 11:41:52 +01:00
parent 543feb75cb
commit 6513300db7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/sim.cc
View File

@ -1035,7 +1035,7 @@ struct SimWorker : SimShared
bool initial = false; bool initial = false;
int cycle = 0; int cycle = 0;
for(auto &time : edges) { for(auto &time : edges) {
log("Simulating cycle %d [%zu %s].\n", cycle+1, time, fst->getTimescaleString()); log("Co-simulating cycle %d [%zu %s].\n", cycle+1, time, fst->getTimescaleString());
for(auto &item : inputs) { for(auto &item : inputs) {
std::string v = fst->valueAt(item.second, time); std::string v = fst->valueAt(item.second, time);
top->set_state(item.first, Const::from_string(v)); top->set_state(item.first, Const::from_string(v));